

WHAT IS CLAIMED IS:

1. In a communication system, apparatus for transporting a plurality of sampled signals from a first location to a second location comprising in combination:

a source of one or more data signals and one or more clock signals at said first location;

a reference clock generating one or more reference signals at said first location;

a phase difference estimator generating a phase signal representing at least an estimate of the difference in phase between one of said clock signals and one of said reference signals;

a communication channel transmitting said one or more data signals, said one or more clock signals and said phase signal to said second location;

a resample filter located at said second location;

a selector responsive to said phase signal for conditioning the resample filter in response to said phase signal, said conditioned resample filter being responsive to said one or more data signals for generating one or more resampled data signals at the second location.

2. Apparatus, as claimed in claim 1, wherein said selector comprises a memory storing coefficients for said resample filter.

3. Apparatus, as claimed in claim 2, wherein the memory is addressed in response to said phase signal.

1 4. Apparatus, as claimed in claim 1, wherein said selector computes coefficients
2 for said resample filter.

1 5. Apparatus, as claimed in claim 1, and further comprising a buffer at the
2 second location for storing said one or more data signals.

1 6. Apparatus, as claimed in claim 5, and further comprising a second source of
2 one or more clock signals located at the second location for clocking said one or more data
3 signals from said buffer to said resample filter, said second source being unsynchronized
4 with said first source.

1 7. Apparatus, as claimed in claim 1, wherein said data signals comprise a
2 plurality of channels of multiplexed data signals and wherein said source comprises a
3 demultiplexer arranged to separate said plurality of channels into individual channels and
4 to generate one or more divided clock signals divided down from said clock signals.

1 8. Apparatus, as claimed in claim 7, wherein said demultiplexer extracts a
2 frame synch signal derived from said multiplexed data signals, wherein said one or more
3 reference signals comprise one or more coherent reference signals and wherein said phase
4 difference estimator generates said phase signal in response to said frame synch signal, at
5 least one of said divided clock signals and at least one of said one or more coherent
6 reference signals.

1 9. Apparatus, as claimed in claim 7, wherein said one or more divided clock
2 signals comprises a first divided clock signal having a first frequency and a second divided
3 clock signal having a second frequency less than said first frequency and wherein said
4 phase difference estimator generates said phase signal in response to said first and second
5 divided clock signals and at least one of said one or more coherent reference signals.

1 10. Apparatus, as claimed in claim 7, and further comprising a data insertion
2 module arranged to insert said phase signal into said plurality of channels.

1 11. Apparatus, as claimed in claim 1, wherein said one or more data signals
2 further comprise frame synch signals and wherein said one or more reference signals
3 comprise one or more coherent reference signals.

1 12. Apparatus, as claimed in claim 11, wherein said phase difference estimator
2 generates said phase signal in response to at least one of said frame synch signals and at
3 least one of said one or more coherent reference signals.

1 13. Apparatus, as claimed in claim 12, wherein said one or more clock signals
2 comprise a first clock signal having a first frequency and a second clock signal having a
3 second frequency less than said first frequency and wherein said phase difference
4 estimator generates said phase signal in response to said first and second clock signals and
5 at least one of said one or more coherent reference signals.

1 14. Apparatus, as claimed in claim 11, and further comprising a packetizing
2 module arranged to transmit said data signals, said clock signals and said phase signal in
3 packets.

1 15. Apparatus, as claimed in claim 14, wherein said one or more data signals
2 comprises a plurality of channels of multiplexed synchronously sampled data signals and
3 wherein said phase signal comprises a separate phase signal for each said channel.

1 16. In a communication system, a method of transporting a plurality of sampled
2 signals from a first location to a second location comprising in combination:

3 processing one or more data signals and one or more clock signals at said
4 first location;

5 generating one or more reference signals at said first location;
6 generating at said first location a phase signal representing at least an
7 estimate of the difference in phase between one of said clock signals and one of said
8 reference signals;
9 transmitting said one or more data signals, said one or more clock signals
10 and said phase signal to said second location;

11 resample filtering said one or more data signals at said second location;
12 conditioning the resample filtering in response to said phase signal, said
13 conditioned resample filtering being responsive to said one or more data signals for
14 generating one or more resampled data signals at the second location.

1 17. A method, as claimed in claim 16, wherein said conditioning comprises
2 storing coefficients for said resample filtering

1 18. A method, as claimed in claim 17, wherein said conditioning further
2 comprises addressing said coefficients in response to said phase signal.

1 19. A method as claimed in claim 16, wherein said conditioning comprises
2 computing coefficients for said resample filtering.

1 20. A method, as claimed in claim 16, wherein said transmitting comprises
2 storing said one or more data signals at the second location.

1 21. A method, as claimed in claim 20, and further comprising clocking said data
2 signals at said second location after said storing, said clocking being unsynchronized with
3 said data clock signals at said first location.

1 22. A method, as claimed in claim 16, wherein said processing comprises:
2 processing a plurality of channels of multiplexed data signals;

dividing at least one of said clock signals into one or more divided clock signals; and

demultiplexing said plurality of channels into individual channels.

23. A method, as claimed in claim 22, and further comprising deriving a frame synch signal from said multiplexed data signals, wherein said generating one or more reference signals comprises generating one or more coherent reference signals and wherein said generating at said first location a phase signal comprises generating said phase signal in response to said frame synch signal, at least one of said divided clock signals and at least one of said one or more coherent reference signals.

24. A method, as claimed in claim 22, wherein said dividing comprises dividing said clock signals into a first divided clock signal having a first frequency and a second divided clock signal having a second frequency less than said first frequency and wherein said generating at said first location a phase signal comprises generating said phase signal in response to said first and second divided clock signals and at least one of said one or more coherent reference signals.

25. A method, as claimed in claim 22, and further comprising inserting said phase signal into said plurality of channels.

26. A method, as claimed in claim 16, wherein said processing comprises deriving a frame synch signal from said data signals, generating one or more divided clock signals derived from said clock signals and wherein said generating one or more reference signals comprises generating one or more coherent reference signals.

1 27. A method, as claimed in claim 26, wherein said generating at said first
2 location a phase signal comprises generating said phase signal in response to said frame
3 synch signal and at least one of said one or more coherent reference signals.

1 28. A method, as claimed in claim 26, wherein said generating one or more
2 divided clock signals comprises generating a first divided clock signal having a first
3 frequency and a second divided clock signal having a second frequency less than said first
4 frequency and wherein said generating at said first location a phase signal comprises
5 generating said phase signal in response to said first and second divided clock signals and
6 at least one of said one or more coherent reference signals.

1 29. A method, as claimed in claim 26, and further comprising transmitting said
2 data signals, said clock signals and said phase signal in packets to said second location.

1 30. A method, as claimed in claim 29, wherein said processing one or more data
2 signals comprises processing a plurality of channels of multiplexed synchronously sampled
3 data signals and wherein said generating at said first location a phase signal comprises
4 generating a separate phase signal for each of said plurality of channels.